Nowadays functional verification of large system-on-chip has taken about 70% to 80% of the total design effort. The large amount of IP's of current SoC's makes the work of verification engineers quite hard due to the need to guarantee that the design is bug free before it is sent to tape out. In order to reduce the time spent in the functional verification and support the verification engineers, this work proposes a Hardware Abstract Layer (HAL) generator. The HAL generator is part of a methodology for SoC functional verification, which is supported by IP-XACT and aims to automate the functional verification flow. The HAL generator is able for creating C functions that allow the manipulation of registers and their fields at a very high abstraction level allowing the verification engineers to write their test cases without need to worrying about masks, macros, define and/or pointers manipulation.
INTRODUCTION
Today's verification of large system-on-chip (SoC) designs is an extremely complex process involving hundreds of man months of work to reach a sufficient confidence level for tape out [3] . According [15] verification constitutes about 70% to 80% of the total design effort, thereby making it the most expensive activity in terms of cost and time, in the entire design flow.
Before sending a system-on-chip (SoC) to tape out, the functionality and the connections of each sub-system and IP have to be verified. This is done by SoC verification team that write a set of test cases for verifying that the IPs are still functional as intended by the design engineer. Due to time to market constraints and the increasing complexity of SoCs, the functional verification team cannot gain a deep understanding of the target design [20] . They need to guarantee that all IP-cores present in a SoC are still functional as intended by the design engineer, even without the deep understanding of the system. To cope with this new techniques and methodologies in functional verification have been developed in the last years.
Processor Driven Tests (PDTs) are test vectors driven into the design via the processor bus and can originate from several types of processor models. For designs that incorporate or interface to an embedded CPU, processor driven tests can be a valuable addition to the suite of tests used to perform functional verification. With a full functional model of the processor, tests in the form of embedded code are written in C or assembly and are compiled to the target processor. These tests more accurately replicate design function where the processor comes out of reset and begins fetching instructions which result in reads and writes to registers of peripherals, IP or custom logic.
In the processor driven tests the design runs the system like it is delivered in the end product, reading the application from the source memory, processing and storing or outputting the result. In this way the processor driven test more accurately replicates the designs operation, testing not only the IP functionality but its interface to the sources and destinations as well as the ability of the CPU to communicate with all devices present in the design.
One challenge in PDTs consists in writing C or assembly test cases. Due to the low level of the registers in a SoC hierarchy to access their value we need to manage assembly routines and/or work with many macros and defines. Generally the verification engineer needs to write those codes by hand; a step in functional verification very susceptive to error due to the complexity of write assembly and/or macros codes, in addition, manage defines and pointers structures.
During the functional verification of complex SoC the test case coding became even harder due to the different bus level hierarchy and the amount of registers and their fields found on it. Each field has it own access police, it means that we can read-only, write-only or read/write values to the field. For instance, writing a value to a read-only register could invalidate the test due to it violation can force an unexpected behavior of the design under verification. When a register is placed in a low-level bus hierarchy in the SoC the verification engineer needs to check each bridge and channel present in the bus hierarchy to understanding the address hierarchy and find each register address. A complex work is accessing the registers and defining how they should be stimulated considering their relations with other registers in order to verify that the system works as specified. The test case coding is a critical phase during the functional verification for guaranteeing the design success.
For supporting Processor Driven Tests, this paper proposes a technique for HAL generation, which is based on the IP-XACT standard [18] from The Spirit Consortium [17] . The IP-XACT is a standard for describing and handling IP-cores and designs that enables automated configuration and integration through tools. The proposed approach aims to capture information of an IP-XACT description of a SoC and make it available as a HAL, which can be used for generating testbenches, hardware abstractions functions, and simulation platforms in an automatic way.
More specifically, the HAL is responsible to generate functions that allow manipulating registers and their fields in a very high level abstraction level. Verification engineers can use the HAL functions during the test case coding to set and get the values of the registers in a SoC. The functions are generated in C language and work as an API to read and write values to the registers. With the support of the hardware abstraction functions, C test case coding becomes easier, more productive and reusable as the verification engineers don't need to write their own routines to access the registers and their fields by hand. The following sections of this paper present SAVE methodology and the proposed technique for HAL generation.
The rest of the paper is organized as follows. Section 2 presents related work addressing functional verification. Section 3 presents the SAVE methodology and proposed technique for HAL generation. How the HAL generator works and interacts with the IP-XACT description is describe in Section 4. Section 5 discusses a case study. Finally, Section 6 concludes the paper.
RELATED WORK
The growing complexity of SoCs has led to a significant increase of verification efforts, imperative to meet the timeto-market demands. In a SoC hierarchy the simple task of checking all bus interconnections becomes fairly complex when there are eighty IP's integrated on the same SoC. Due to this scenario new methods [6] [8] and techniques [2] [9] [14] [19] are being sought aiming to obtain a shorter functional verification time, a desirable level of coverage and a slightly verification flow.
Jim Kenney [8] discusses the processor driven testbench method and presents its strengths and weakness, he also examines the inherent value of combining PDT with traditional HDL testbenches. Fig. 1 depicts HDL testbench built in [8] connected to the image processor. The HDL Source Data module generates the stimulus to the DUV. The AMBA Bus module executes the role of arbitration manager. The HDL Results Checker does the verification check. The driver and monitor roles are accumulated by the HDL Source Data and HDL Results Checker modules respectively. The testbench initializes the image processor registers, feeds it pixels for processing and compares the resultant pixels to the expected output.
In contrast the processor driven test depicted in Figure 2 places the image processor in-situ, surrounded by the source and destination memories and interfaced to the processor itself. The test, written in C and executed by the CPU as embedded code, loads the source memory with an image, initializes the image processor and clocks the design until a destination image is produced.
Comparing these two methods we can notice that once the test is setup, the design runs as it would in the end product, reading the source memory and transforming the image and storing the result in destination memory.
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Fig. 2. Processor Driven Test for Image Processor
In this way the processor driven testbench replicates the designs operation more accurately, testing not only the image processor but also its interface to the source and destination memories as well as the ability of the CPU to communicate with all three devices.
PDT also offers gains in reusability. It's not difficult to imagine this block-level processor driven testbench being migrated to the sub-system or SoC level. Assuming additional hardware interfaces are not inserted between the image memories or image processor, the C code for this test can be reused without change at the sub-system and SoC level. In fact, since the test is driven by the processor, this test can also be run on the live target of an FPGA prototype or the fabricated device itself. In case of a HDL testbench we can only reuse the testbench until FPGA level once the HDL testbench can not be fabricated together with the design.
Arie Komarnitzky [10] shares the same idea of Jim Kenney [8] in their work and presents a functional verification flow for a group of SoC devices that connect several IPs from different vendors with customer specific IPs, around an AMBA bus [1] . The authors demonstrated on several SoC designs that functional verification of complex SoC can be achieved mainly by connectivity and application specific tests written in C. While expensive verification methodologies are necessary to assure full coverage during IP development, their approach to SoC verification targets assurance of system connectivity vs. system specification and correct system behavior under application software. The approach presented by Jim Kenney [8] and Arie Kormarnitzky [10] for functional verification of SoC based on PDT is cost effective not only due to faster C code entry vs. RTL, but also because of heavy reuse of application code coming from system SW development for RTL verification purposes.
As we can see processor driven tests attack functional verification of hardware from a unique point showing advantages and benefits. Additionally, it can detect design errors that can be not found by traditional HDL testbenches. PDT can be easily migrated from block to SoC level verification and across the simulated and physical domains. The method exercises the design in a native fashion and can be applied to any function directly or indirectly accessible by the processor bus. From [10] and [12] we can see the advantages and benefits of PDT over HDL testbenches method. However, even the PDT shows several enhancements in functional verification, the method also presents points to be improved. One of these points consists in the activity of writing C test cases.
In [8] and [10] the authors discuss the benefits of processor driven tests method, but they don't address the C test case coding activity, a very time consuming and error prone activity. This work proposes a mechanism for improving a PDT based method, which aims to automate part of the C test case code generation. More specifically, it aims to generate part of the code for accessing registers and their fields through a high level abstraction API. The proposed technique a complementary instrument that supports the functional verification process in the activity of writing C or assembly embedded test programs.
In PDT based approaches there is a need of software layers to interface the C or assembly embedded test programs with the hardware. One of these layers is a Hardware Abstraction Layer (HAL), which mainly includes hardware registers read and write operations [6] . By raising the abstraction level when writing test programs, we obtain two main advantages: decrease their complexity and then reduce the cost of debug; and Increase reusability, as they are independent from the hardware implementation.
The concept of Hardware Abstraction Layer in the context of SoC design is defined in [19] as all the software that is directly dependent on the underlying hardware. The examples of HAL include boot code, context switch code, codes for configuration and access to hardware resources.
In [6] the authors introduce a method that also allows the use of high-level software test programs for SoC functional verification. The key idea behind their work is to write high-level test programs using an API and generating a specialized OS that allow efficient execution of test programs. It is then possible to generate high-level test programs, which are independent from hardware implementation. The authors achieved the success enabling the hardware abstraction but introduced an overhead in terms of debugging and simulation time due to the fact that they put in place three hierarchical layers (HAL->API->OS) strategy. In this paper the proposed technique is able to generate the HAL and API interface automatically allowing the access of all hardware resources without the need of an OS.
THE HARDWARE ABSTRACT LAYER (HAL) GENERATION APPROACH
As mentioned before, the proposed technique for HAL generation is based on IP-XACT standard and has been developed to be included in the SAVE verification methodology [16] . However, it can be integrated in others verification methodologies, which are based on processor driven tests. This section shows how the HAL generator tool works and its implementation.
An Overview of HAL Generation
An overview of all steps for HAL generation can be seen in Fig. 3 . 
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Fig. 3. HAL generation flow
The first step of the flow captures the IP-XACT description of the testbench. The capture is done by using the Tight Generator Interface (TGI) methods, which allow analyze each IP contents (bus interfaces, memories, address blocks, registers, fields, etc). As the capture going on a SAVE representation of the IP-XACT description is generated using objects specially defined to represent the IP-XACT elements using a property representation defined by the authors. These objects are detailed in sequence. Once the IP-XACT is captured and the SAVE representation of the testbench is ready, starts the step that search for each slave interface present in the testbench. The slave's interfaces are the entry point to mount the registers and their fields address. In this step all slaves' interfaces are labeled with the base address regarding the main processor master interface. This is a complex step because all busses hierarchy and connections need to be checked. In this step a depth-first search is procedure through the busses hierarchy until all slaves' interfaces had been found. The final stage is the functions generation. A search engine looks for registers and fields in the SAVE's IP-XACT representation generating the HAL functions.
The HAL Generator Architecture
The HAL generator was developed in Java and is composed of five Java packages. The decision to use this programming language was due to the fact that the TGI API methods are specified in Java and the Design Environment [13] is based on a Java platform (Eclipse IDE [4] ). The TGI API methods are the standard manner defined by The Spirit Consortium [17] to access IP-cores and design information through their IP-XACT description. These methods are provided by Magillen Design Environment [13] .
Five Java packages were defined: Target, SAVE, SAVE_SPIRIT, Adapter, TGI_IP-XACT. The five packages and their relations are shown in Fig. 4 .
Fig. 4. Packages relations
The package Target includes the main method, which is in charge of initialize the system. It is responsible for starting the TGI interface and the Adapter.
The package Adapter captures the IP-XACT description using the TGI methods. For each element captured there is a Java basic class or an attribute for representing it. These classes and attributes are found in the SAVE_SPIRIT package.
When the Adapter finishes the capturing process a representation of the IP-XACT description for the testbench is built using the classes from the SAVE_SPIRIT. This representation in encapsulated in the SAVE IP-XACT package. The SAVE package gets the SAVE IP-XACT representation and works with that structure looking for registers. As the registers are found the HAL functions are generated. Each package is detailed in sequence.
• TGI_IP-XACT package This package implements the TGI's methods. As mentioned, this package is provided by Magillem Design Environment [13] tool. The packages that need to use the TGI's methods should import it.
• SAVE_SPIRIT package The SAVE_SPIRIT package is composed of a set of classes that represent the IP-XACT objects and their elements. These Java objects are used to build a SoC representation easier to be manipulated -this is the SAVE manner for representing an IP-XACT description of a SoC.
• Adapter package This package is responsible for generating the SAVE representation of an IP-XACT description. Once the HAL generator is started, the Adapter parses all the IP-XACT description using TGI's methods calls and creates the instances and elements representation for the SoC description using the classes from the package SAVE_SPIRIT. The Adapter creates an abstraction level of the TGI's methods for the package SAVE. The insertion of this extra layer is due to the fact that almost all TGI's methods return arrays of strings. This information is difficult to be manipulated and does not offer significant information if we see it as a single method access. With the object-oriented representation of the IP-XACT, each Java Object provides all information regarding the element or the component that it represents and also the meaning of the object instance.
This extra layer also allows the separation of system's functionalities. While the Adapter is in charge of capturing the IP-XACT description and creating the SAVE's IP-XACT representation, the SAVE package is responsible for generating the C code.
Finally this feature guarantees maintainability for the system as the TGI access is separated from the system functionality and possible changes on TGI definition do not affect the code generation tool, as the SAVE's IP-XACT representation is respected.
• SAVE package Once the Adapter package has captured the IP-XACT description and created the SAVE's IP-XACT representation, the C code generation process starts. In this step three C files are generated. The first one called savephy-address-define.h includes the addresses of the components, registers and registers' field. Using the IPs addresses defined in this file the verification engineer can code test cases at a higher abstraction level.
The others two files are the save-functions.h and savefunctions.c, which include the gets, sets and resets functions declarations and definitions respectively. For each register and the corresponding field, getters and setters methods are generated. If a reset value is defined in the IP-XACT description and the register is writable the reset method is also generated.
• Target packaging The package Target includes the function main, which is responsible for initializing the HAL generator. When the Design Environment calls the generator, the Target class initializes a TGI object and gets the Design ID through the TGI's method. After that the Adapter is initialized and the IP-XACT description capture starts. Once the SAVE's IP-XACT representation is created, the SAVE class is instantiated and the functions files are created.
A CASE STUDY
This section presents a case study of the HAL generation. A SoC platform delivered by Gaisler Research Group [7] based on Leon2 processor, depicted in in Figure 5 , was used as SoC example. It is composed by a Leon2 processor, a AMBA AHB bus [1] , a AhbRam RAM a clock generator (CGU), a reset generator unit (Rgu), a subsystem including an AMBA APB bus, a timer, an interrupt controller, two serial interfaces and APB bridge. In the platform, the Leon2 is in charge of executing the C test cases. The tests cases source codes were compiled using the sparc-elf-gcc crosscompiler.
The AHB and APB AMBA [1] buses are instantiated and the apbbridge module is in charge of to connect them. The ahhram box represents the instruction and data ram as well as the memory controller. The UART pins were connected in a cross-strap way to allow data exchange between the both UARTs
The data transfer (transmission/reception), flow-control and loop back functionalities of the UART serial port were chosen to be verified in this case study. The test cases were written using the HAL generator functions, compiled to Leon2 processor architecture and executed in the platform. For a consistent results analysis, the test cases were also rewritten using the same language (C) but without the support of the HAL generator functions. So the results analysis was done comparing the effort to perform the functional verification.
Results Analysis
With the support of the HAL functions in C when coding test cases, the verification becomes easier than usual. For instance, in the UARTs test cases examples, 133 C code lines were needed to build the test cases without HAL functions. Using HAL functions, this number was reduced to 83 C code lines. This gain is due to the fact that the addresses maps define file, macros and/or masks and/or structures needed to access the registers and their fields are implemented by the HAL. The complexity and effort of this work is overcome by the HAL functions.
Comparing the time spent to write the tests cases (write the C code and perform unit tests), execute and conclude the functional verification we experienced a gain of 33% of time using the HAL functions. To perform the functional verification for those functionalities using the HAL generator were needed one man power during two days. Without the support of the HAL functions three days were needed.
The HAL also guarantees a code right-by-construction as the masks values, used to manipulate the registers and fields, are taken from the IP-XACT description, calculated and applied to the functions. When the verification engineers calculate the masks values and write their own methods to access and manipulate the registers and fields by hand, they are susceptible to errors during the code writing.
Another important contribution is the gain of readability and meaningful test case codes. Once the HAL applies its functions' nomenclatures to the component, registers and field names, it becomes easier to understand the function of each code line. The HAL generator automatically generates the function documentation. The value of the element description from the IP-XACT SoC description is automatically captured and used in the function documentation. In the nomenclature of the function is possible to identify the function behavior, the IP manipulated, the register and its field accessed.
Test case reuse is also supported by HAL generator. For each SoC, the HAL generator captures the IPs base addresses and creates their registers and field access functions. A test case already written for an IP-core being used in a SoC can be easily reused if the IP-core is instantiated in another SoC, just by keeping the IP instances nomenclature in the IP-XACT description.
Finally, the structured and well documented code generated by HAL when integrated to Eclipse tool, offers a powerful development environment.
CONCLUSION
We proposed a HAL generator technique that improves the functional verification by providing a fast and easier way for describing test cases. The HAL functions are well documented and structured and its uses reduced the total time of the functional verification in 33%. Since the HAL API is extracted from a IP-XACT description the HAL functions are right-by-construction (bugs free). The HAL functions give useful information to the engineer when coding the test cases and support its reuse. When the same IP is used in two different SoC to re-use its test cases the unique constraint is to keep the instance name unchanged in the IP-XACT description. As future work we have the application of this technique for more complex designs.
